DISTRIBUTED COMPUTING

Author and title index, Volume 1

A

Anantharaman TS, Clarke EM, Foster MJ, Mishra B: Compiling path expressions into VLSI circuits 150

Andrews GR, Olsson RA: The evolution of the SR language 133

B

Barbara D, Garcia-Molina H: Mutual exclusion in partitioned distributed systems 119

Black DL: On the existence of delay-insensitive fair arbiters: Trace theory and its limitations 205

C

Chandy KM, Misra J: How processes learn 40

Chandy KM, Misra J: Systolic algorithms as programs 177

Clarke EM: Distributed computing issues in hardware design 185

Clarke EM, see Anantharaman TS, et al. 150

D

Dally WJ, Seitz CL: The torus routing chip 187

Demers A, see Nguyen V, et al. 7

Dijkstra EW: A belated proof of self-stabilization 5

Dolev D, see Moses Y, et al. 167

F

Fischer MJ, Lynch NA, Merritt M: Easy impossibility proofs for distributed consensus problems 26

Foster MJ, see Anantharaman TS, et al. 150

G

Garcia-Molina H, see Barbara D 119

Gouda MG: A new journal is born 3

Gries D, see Nguyen V, et al. 7

H

Halpern JY, see Moses Y, et al. 167

Hoare CAR: Preface 1

K

Keller RM, Panangaden P: Semantics of digital networks containing indeterminate modules 235

Kung HT, Webb JA: Mapping image processing operations onto a linear systolic machine 246

L

Lamport L: On interprocess communication. Part I: Basic formalism 77

Lamport L: On interprocess communication. Part II: Algorithms 86

Liskov B, Weihl W: Specifications of distributed programs 102

Lynch NA, see Fischer MJ, et al. 26

M

Martin AJ: Compiling communicating processes into delay-insensitive VLSI circuits 226

Merritt M, see Fischer MJ, et al. 26

Mishra B, see Anantharaman TS, et al. 150

Misra J, see Chandy KM 40

Misra J, see Chandy KM 177

Moses Y, Dolev D, Halpern JY: Cheating husbands and other stories: A case study of knowledge, action, and communication 167

N

Nguyen V, Demers A, Gries D, Owicki S: A model and temporal proof system for network of processes 7

O

Olsson RA, see Andrews GR 133

Owicki S, see Nguyen V, et al. 7

P

Panangaden P, see Keller RM 235

Pnueli A, Zuck L: Verification of multiprocesses probabilistic protocols 53

S

Seitz CL, see Dally WJ 187

U

Udding JT: A formal model for defining and classifying delay-insensitive circuits and systems 197

W

Webb JA, see Kung HT 246

Weihl W, see Liskov B 102

Z

Zuck L, see Pnueli A 53,

DISTRIBUTED COMPUTING

Key word index, Volume 1

A
Abstract data types 102
Agreement 26
Arbiters 205
Asynchronous Logic 187
Asynchronous network 235
Atomic transactions 102
Automatic circuit synthesis 226

C
Cheating wires 167
Common knowledge 167
Communicating processes 226
Communication Networks 187
Concurrent Computation 187
Concurrent reading and writing 77
Connected component labelling 246
CSP 226

D
Deadlock-free Routing 187
Delay-insensitive circuits 226
Denotational semantics 235
Distributed computing 26
Distributed programming 133
Distributed protocols 167
Distributed systems 102

F
Fairness 205
Fault tolerance 26
FFT 246

H
Hough transform 246

I
Image processing 246
Image warping 246
Indeterminate module 235
Interconnection Networks 187
Invariant 177

M
Message-passing multiprocessers 187
Multiple assignment 177
Mutual exclusion mechanisms 119

N
Nonatomic operations 77
Non-determinism 102

O
Operating systems 133

P
Parallel Processing 187, 246
Partitioned distributed systems 119
Path expressions 151
Process synchronization 151
Program development 177
Programming languages 133
Proofs of programs 177

R
Relaxation 246

S
Self-timed Logic 187
Self-timed systems 226
Shared data 77
Silicon compilation 151
Specifications 102
Synchronization 133
Systolic algorithm 177
Systolic arrays 246

T
Trace theory 205

V
VLSI 187, 226,